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Impact of cross-section shape on 10 nm gate length
InGaAs FinFET performance and variability
Natalia Seoane, Guillermo Indalecio, Daniel Nagy, Karol Kalna and Antonio J. Garcı´a-Loureiro
Abstract—Three cross–sections (rectangular, bullet–like and
triangular), resulting from fabrication process, of nanoscale
In0.53Ga0.47As-on-insulator FinFETs with a gate length of
10.4 nm are modelled using in–house 3D finite–element density–
gradient quantum–corrected drift–diffusion and Monte Carlo
simulations. We investigate the impact of the shape on I–V
characteristics and on the variability induced by Metal Grain
Granularity (MGG), Line-Edge Roughness (LER) and Random
Dopants (RDs) and compared to their combined effect. The more
triangular the cross–section, the lower the off–current, the drain–
induced–barrier–lowering and the sub–threshold slope. The ION /
IOFF ratio is 3 times higher for the triangular–shaped FinFET
than for the rectangular–shape one. Independently of the cross-
section, the MGG variations are the pre–eminent fluctuations
affecting the FinFETs, with 4-to-2 times larger σVT than that
from the LER and the RDs, respectively. However, the variability
induced threshold voltage (VT ) shift is minimal for the MGG
(around 2.0 mV), but VT shift increases 4-fold and 15-fold for
the LER and the RDs, respectively. The cross–section shape has
a very small influence in VT and off-current of the MGG, LER
and RD variabilities, both separated and in combination, with
standard deviation differences of only 4% among the different
device shapes. Finally, the statistical sum of the three sources of
variability can predict simulated combined variability with only
a minor overestimation.
Index Terms—Density gradient (DG) quantum corrections;
Drift–diffusion (DD); FinFET; Metal grain granularity (MGG);
Line–edge Roughness (LER), Random dopants (RDs).
I. INTRODUCTION
MULTI-GATE devices, such as FinFETs, have becomeone of the best substitutes in the scaling of the con-
ventional planar CMOS technology for future technology
nodes, because of their ability to reduce short–channel effects.
Moreover, III–V materials are being exhaustively investigated
to replace Si in the n–channel multi–gate CMOS [1], because
of their larger carrier mobility and saturation velocity [2]. As
the dimensions of the semiconductor devices progressively
shrink, the impact of random intrinsic sources of variability
on their performance is becoming more bothersome [3]. Metal
grain granularity (MGG) [4], line–edge roughness (LER) [5]
and random dopant (RD) [7] fluctuations are examples of
major contributors to the device variability.
The FinFET performance is largely dictated by the fin ge-
ometry [8]–[10] with a cross–section shape affecting transistor
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leakage [11] and the AC performance [12]. Therefore, in
this paper, we study three possible cross-section shapes of a
10.4 nm gate length In0.53Ga0.47As FinFET on insulator which
can occur in fabrication [13], [14]. We analyse the impact of
these shapes on the performance and variability of the device.
In addition, the variability induced by the MGG, LER and
RD is studied both independently and combined to assess non-
Gaussian properties of overall variability at nanoscale [6]. The
III-V channel multi-gate transistor is selected over the Si chan-
nel because the stronger quantum-mechanical confinement of
the carrier transport in the channel. The investigation is carried
out with 3D density–gradient (DG) quantum–corrected [15]
drift–diffusion (DD) and ensemble Monte Carlo simulations.
These simulators use finite elements to create the simulation
domain accurately describing 3D geometry of the shapes of
cross-sections in FinFETs including rounded corners [16].
The structure of the paper is as follows. Section II describes
the structure and main characteristics of the FinFET devices,
the simulation method and the implementation of the different
sources of variability. Section III discusses the performance
and variability results for the three cross–section devices and,
Section IV summarises the main conclusions of this work.
II. METHODOLOGY
A. Device Structure
We have analysed three 10.4 nm gate length In0.53Ga0.47As
FinFETs that have the same fin width (6.1 nm), EOT (0.59),
cross–sectional area (92 nm2) and length of the source/drain
(S/D) regions (10.4 nm). Moreover, all the device structures
have identical Gaussian n–type doping in the S/D (a peak
value 5x1019 cm−3 and a lateral straggle σ=1.85 nm) and an
uniform p–type doping (1017 cm−3) in the channel. However,
their fin heights (Hfin) are different (see values in Table I)
to allow for a constant cross–section area criterion. Both the
rectangular shaped (REC), shown in Fig. 1(a) [13], and the
bullet–like shaped (BUL), shown in Fig. 1(b) [14], FinFETs
are designed following experimental devices that are properly
scaled down [17] following the ITRS [18] guidance for
high performance logic III–V multi–gate devices. The third
considered device, the triangular shaped (TRI), presented in
Fig. 1(c), has been included for comparison purposes as an
extreme cross–section shape architecture.
B. Simulation Method
To accurately model the cross–sectional shapes with
rounded corners of these devices, the use of finite elements
(FE) is essential. For that reason, our study has been carried
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Figure 1. Scheme of the 10.4 nm gate length In0.53Ga0.47As FinFET on
insulator for the three analysed cross-sections: (a) rectangular (REC), (b)
bullet-shaped (BUL) and (c) triangular (TRI).
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Figure 2. ID–VG characteristics comparing ballistic Non–Equilibrium
Green’s Function data (NEGF) [22] against 3D density–gradient quantum–
corrected simulations (3D DD-DG) for the 10.4 nm gate length
In0.53Ga0.47As FinFET with a rectangular cross–section.
out with in–house built 3D FE DG quantum–corrected (QC)
DD and Monte Carlo (MC) device simulators [2], [15]. Both
simulation tools are coupled in such a way, that QC-DD simu-
lations are used in the sub–threshold and QC-MC are utilised
in the on–region, with both simulation techniques matching at
the threshold. These simulators have been extensively used for
variability studies affecting different types of semiconductor
devices, such as HEMTs [19], MOSFETs [20], FinFETs [4]
or nanowires [21]. Initially, the 3D DD–DG simulations are
calibrated for the rectangular cross–section device in the sub–
threshold at both low and high drain voltages against ballistic
Non–Equilibrium Green’s Function (NEGF) simulations [22].
The calibration includes adjusting parameters in a high-field
mobility model [15] and electron effective masses serving as
parameters in the DG approach. The DG quantum corrections
can mimic the source-to-drain tunnelling and model quantum
confinement effects on carrier density [4]. Fig. 2 shows the
calibration of the ID–VG characteristics obtained from the
3D DD–DG against 3D NEGF for all the simulated gate
biases. Note that the drain current has been normalised by
the cross–section area. For an accurate study of the on–
region performance, 3D finite–element DG-QC Monte Carlo
(MC) simulations were employed. The MC toolbox uses an
analytic non-parabolic anisotropic model for energy dispersion
in valleys, includes phonon scatterings (acoustic, non-polar
optical intra-valley and inter-valley, polar optical), interface
roughness, ionized impurities, piezoelectric, and alloy scatter-
ing [2], [17].
MGG, LER and RD are principal sources of variability
which will make each FinFET microscopically different. In the
study of the MGG, we use Poisson Voronoi Diagrams (PVD)
to generate patterns of gate metal grains. This methodology,
described in detail in [24], is able to capture the shape of the
domains that grow from randomly located nucleation points
as seen in real fabrication [25]. The metal used in the gate
is TiN with two possible grain orientations having work–
function (WF) values of 4.86 and 4.66 eV and probabilities
of occurrence of 60% and 40%, respectively. Note that the
WF of the device with a uniform gate is 4.78 eV. The LER
is implemented in the devices following the Fourier synthesis
method, as explained in [20]. There are two parameters that
characterise the line–edge roughness: i) the correlation length,
that describes the deformation along the x–direction of the
device and ii) the root mean square height, that represents
the deformation in the y–direction. The RD variations are
considered as random discrete dopants in the S/D regions
of the device that have been placed in the nodes of the
discretisation mesh via a rejection technique from the device
with the continuous doping [26]. In the rest of the simulation
domain the doping charge remains unchanged. For each cross–
section and fluctuation source, we have generated an ensemble
of 300 devices, each with a different MGG, LER, RD or
MGG/LER/RD (the three sources combined) distribution at
both low and high drain biases, which amounts to a total of
7200 simulated configurations (300 different device configura-
tions ∗ 4 sets of variability ∗ 2 values of drain bias ∗ 3 device
shapes).
Table I
FIN HEIGHT, OFF–CURRENT, THRESHOLD VOLTAGE, SUB–THRESHOLD
SLOPE, DRAIN–INDUCED–BARRIER–LOWERING, ON–CURRENT AND
ON/OFF RATIO FOR THE THREE CROSS–SECTION SHAPES OF THE 10.4 NM
GATE LENGTH FINFET. THE DRAIN BIAS IS 0.6 V. THE ON–CURRENT IS
SELECTED AS THE DRAIN CURRENT WHEN VG=VD+VT .
REC BUL TRI
Hfin (nm) 15.2 19.9 30.3
IOFF (µA/µm2) 55.8 36.3 20.1
VT (V) 0.186 0.199 0.216
SS (mV/dec) 79.1 78.1 61.3
DIBL (mV/V) 75.5 67.2 67.3
ION (mA/µm2) 821 878 945
ION / IOFF 1.47×104 2.42×104 4.70×104
III. CROSS-SECTION IMPACT ON VARIABILITY
Initially, ID–VG characteristics for the 10.4 nm gate length
In0.53Ga0.47As FinFET with either a REC, BUL or TRI cross-
section are compared at low and high drain biases in the sub–
threshold (Fig. 3) and in the on–region (Fig. 4). For the three
device shapes, we have extracted all the figures of merit (FoM)
affecting both the sub–threshold: off–current (IOFF ), sub–
threshold slope (SS), threshold voltage (VT ), drain–induced–
barrier-lowering (DIBL), and the on–region (ION ). Results are
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presented in Table I at a high drain bias including a compar-
ison of on–off ratios (ION / IOFF ). The threshold voltage is
calculated via a constant current criterion (IT=7.5× 10−7 A).
The same criterion is used for all the cross–section devices
and for studies at both low and high drain voltages. The on–
current is selected as the drain current when VG=VDsat+VTsat
and the off–current is extracted at VG=0.0 V. The triangular
cross–section transistor exhibits the best FoM in majority
of the components. It has a reduced IOFF and DIBL, and
a nearly ideal SS of 61 mV/dec indicating a better gate
control due to the stronger quantum-mechanical confinement.
Moreover, its ION / IOFF ratio is 1.9 and 3.2 times larger
than those of the bullet and the rectangular cross–section
devices, respectively. All these attributes make the triangular
cross–section device more suitable for digital applications.
However, its larger fin height might be more challenging
for fabrication. Moreover, non–rectangular fin structures may
suffer from current crowding, which can deteriorate the device
performance [23].
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Figure 3. Sub–threshold region ID–VG characteristics for the 10.4 nm gate
length In0.53Ga0.47As FinFET with either a rectangular (REC), a bullet-
shaped (BUL) or a triangular (TRI) cross-section.
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Figure 4. On–region ID–VG characteristics for the 10.4 nm gate length
In0.53Ga0.47As FinFET with either a rectangular (REC), a bullet-shaped
(BUL) or a triangular (TRI) cross-section.
A. Metal Grain Granularity
Once the ideal devices (not affected by any source of
fluctuation) have been characterised, we evaluate the effect
Figure 5. (a) Example of a TiN metal gate profile under the influence of
MGG with a 7 nm grain size. Electron density cross–section in the middle
of the gate of the FinFET (X=0 nm) affected by the MGG profile for the
(b) bullet, (c) triangular or (d) rectangular shapes at VG=VT and VD=0.6 V.
VT values for each shape are also shown.
that different sources of variability have on their performance.
With respect to the MGG, we have limited the study to devices
with an average grain size (GS) of 7 nm. An in–depth study
of the influence of the grain size can be found in [27]. An
example of a metal gate profile from the grain size of 7 nm is
shown in Fig. 5(a). 2D cuts of the electron concentration at the
centre of the gate (X=0 nm) for the three shapes are shown
in Fig. 5(b)–(d), for this particular MGG profile. The electron
density is spread along the whole channel for the REC and
BUL shaped–devices, even though the largest concentration is
localized at the top of the cross–section. Note that a large part
of the gate profile’s right–hand side has a WF value of 4.86 V
(area of interest shown in a green rectangle in Fig. 5(a)), which
pushes the electron density away from that side of the device
(shown in Fig. 5(b)–(d)). The threshold voltage is lower for
the BUL shape than for the REC one, which is opposite to
the behaviour seen in the ideal devices presented in Table I.
This can be explained by the larger control at the top of the
gate for the BUL device in this profile. On the other hand,
the electron density accumulates towards the bottom of the
TRI cross–section device, and it is significantly reduced at the
narrow top due to the strong quantum confinement.
The question of what physically occurs under the influence
of the MGG, is answered by generating fluctuation sensitivity
maps (FSM) for all the three cross–section devices. These
maps, first introduced and described in [28], graphically assess
how sensitive a certain FoM is to the WF value present on
different parts of the gate. Fig. 6 shows the 2D IOFF FSM for
the REC, BUL and TRI FinFETs at a low drain bias of 0.05 V.
Note that, the lighter/darker the colour, the more/less sensitive
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a region of the gate is to the MGG variability. The top (TG)
and bottom (BG) of the gate are indicated both in this figure
and in Fig. 5(a). The source/gate (SG) end (X=−5.2 nm), the
middle of the gate (MG) (X=0 nm) and the drain/gate (DG)
end (X=5.2 nm) are also shown.
In the rectangular–shaped FinFET, the grains located in the
side–walls of the gate are the most influential, whereas those
placed on the TG have a much lower sensitivity due to the
11 nm thick layer of oxide over the channel (as seen in the
scheme of the device in Fig. 1(a)) that is also present in the
fabricated device [13]. In the BUL and TRI shaped devices,
the thickness of the oxide layer in top of the channel is scaled
down to 1.48 nm (the EOT is 0.59 nm). This explains why
for the bullet–shaped FinFET, the TG and its proximity are
the most sensitive regions to variations in the MGG. In the
TRI device, the metal grains occupying both the BG and the
side–walls of the gate are dominant contributors to the IOFF
variations, due to the larger quantum confinement at the top.
Finally, note that, independently of the cross–section, there is
not a perfect symmetry in the sensitivity seen from the TG to
both BGs (as one would have expected), due to the random
nature of the Voronoi generated metal grains [28]. However,
the conventional variability figures (as for instance the standard
deviation) are not able to capture these behavioural differences
between the cross–section shapes. The off–current variability
for the triangular device (σlog(IOFF (A))=0.420 at high drain
bias) is only 1% and 5% larger than those of the BUL and
REC devices, respectively. Fig. 7 shows a comparison of the
VT standard deviation due to the three analysed sources of
variability as a function of the drain bias and the cross–section
shape. For the MGG, σVT (around 32 mV) is practically
independent of the cross–section and the drain bias, exhibiting
differences of only 4% between the different shapes.
Figure 6. 2D off–current fluctuation sensitivity maps (FSM) due to MGG
variability for the three cross–sectional shapes corresponding to the metal
gate profiles in Fig.5 (b), (c), and (d) at a low drain bias.
B. Line Edge Roughness
When studying the influence of the LER, we have limited
the analysis to devices with a correlation length (CL) of 10 nm
and a root mean square (RMS) height of 0.8 nm, consider-
ing uncorrelated fin edge roughness variations. These values
were chosen to represent the ones observed in experimental
devices [27]. Fig. 8(a) and (b) show the current density in the
transport direction for two bullet–shaped FinFETs that produce
the maximum and minimum threshold voltage, respectively.
Note that in both extreme cases the main deformations occur
Figure 7. Comparison of the VT variability due to MGG, LER or RDs for
the three studied cross–sectional shapes of the FinFET.
in the gate region, where they are most influential, either via
a widening of the device channel (as seen in the device that
shows the minimum VT ) or via a transversal displacement
(as displayed for the minimum VT device) that will reduce
the electron concentration in that region. The off–current
and threshold voltage variabilities due to LER are around
4 times smaller than those due to the MGG and completely
unaffected by the cross–section shape (σlog(IOFF (A))=0.106
and σVT=7.56 mV at a high drain bias for the TRI device).
On the other hand, the VT variability due to LER increases
with the drain bias as seen in Fig. 7, the increments ranging
between 17% for the TRI device to 24% for the REC one.
Figure 8. Current density along the x–direction inside the body of the
semiconductor at VG=VT and VD=0.05 V for two extreme LER profiles
that lead to either (a) the maximum or (b) the minimum VT value.
C. Random Dopants
With respect to the RD variability, Fig. 9 shows an example
of the potential profile generated by a specific distribution of
the RDs inside the channel of the rectangular cross–section
device at the threshold when the applied drain voltage is 0.6 V
and VG=VT . Fig. 10 shows the off–current on a logarithmic
scale versus the number of RDs for the three cross–section
shapes. The insets plot the distribution of the IOFF (top left
corner of the figure) and the RDs number distribution (bottom
right corner of the figure). The actual number of dopants in a
particular simulated device is randomly chosen from a Poisson
distribution that will have a mean value product of the n–
type doping concentration by the channel area of the simulated
FinFET (a mean doping concentration is created by around
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50 dopants). Unlike for LER and MGG, the off–current RD
variability weakly depends on the cross–section shape, with a
σlog(IOFF ) for the TRI shape FinFET (0.267 at a high drain
bias) by 5% and 12% larger than those of the BUL and REC
devices, respectively. The RD threshold voltage fluctuations
are around 2.1 times smaller than those of the MGG, as seen
in Fig. 7. For the REC device, σVT is marginally lower than
those of the other two cross–sections.
Figure 9. Electrostatic potential in the channel of the rectangular–shaped
FinFET for a pattern of RDs at VG=VT and VD=0.6 V.
Figure 10. Off–current versus the number of dopants for the three cross-
section devices at 0.6 V drain bias. The histograms in the insets show the
(top left) distributions of off–current and (bottom right) number of dopants.
D. Combined variability
Once the impact of the three sources of variability has been
separately evaluated, their combined effect was again studied
via an ensemble of 300 different devices. Fig. 11 shows (from
top to bottom) the distribution of VT due to variability induced
by MGG, LER, RDs and their combination (COMB) for the
rectangular device at a low drain bias. The standard deviation
of the distribution and the threshold voltage shift (∆VT )
are also presented in this figure. ∆VT has been calculated
as the difference between the mean of the statistical sample
(< VT >) and the value of the magnitude for an ideal device
(VT−ideal). Results show that while the threshold voltage shift
is very small for the MGG variability (2 mV), it substantially
increases for the other sources of variability, being 4 and
15 times larger for the LER and the RDs, respectively. The
Figure 11. VT distribution due to three different variability sources (MGG,
LER and RDs) and their combined effect (COMB) in the REC FinFET at
VD=0.05 V. The standard deviation (σVT ), the mean value (< VT >), the
VT of the device not affected by any variability source (VT−ideal), and the
threshold voltage shift ∆VT =< VT >–VT−ideal are shown.
Table II
IOFF , SS AND VT STANDARD DEVIATIONS DUE TO THE COMBINED
EFFECT OF MGG, LER AND RDS AT VD=0.05 V. THE STATISTICAL SUM
OF THE THREE SOURCES OF FLUCTUATIONS (σVT EQ.(1)) HAS BEEN
INCLUDED FOR COMPARATIVE PURPOSES TOGETHER WITH THE VT
DISTRIBUTION RANGE (VT RANGE).
σIOFF σSS σVT σVT Eq.(1) VT range
(log(A)) (mV/dec) (mV) (mV) (mV)
REC 0.502 2.67 35.7 34.3 197
BUL 0.504 2.48 35.7 35.9 203
TRI 0.522 2.34 36.0 35.5 219
statistical sum of the three sources of variability has the
following VT standard deviation:
σVT =
√
(VT−MGG)2 + (VT−LER)2 + (VT−RD)2 (1)
and a cumulative threshold voltage shift given by:
∆VT = ∆VT−MGG + ∆VT−LER + ∆VT−RD (2)
The full simulations of the three sources of variability
combined give ∆VT = 36 mV, a value 10% lower than the
one predicted by Eq. (2). However, Eq. (1) can anticipate
the standard deviation of the combined variability with an
overestimation of only 4%. This is also valid for the other two
cross–section devices as shown in Table II (see the column
σVT obtained from Eq. (1)). The table demonstrates the
immunity of IOFF and VT combined variability to cross–
section shape (as seen before in the independent study of the
three variability sources). Note that the more triangular the
cross–section, the larger the VT distribution range (difference
between the highest and lowest distribution values), as seen
in Table II. Finally, there is an impact of the shape on the SS
variability. The TRI device is more resilient with a σSS 12%
lower than that of the REC cross–section.
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IV. CONCLUSION
We have analysed the impact that the cross–section shape
has on the performance and variability affecting the 10.4 nm
gate length In0.53Ga0.47As FinFET. The TiN metal grain
granularity, the line–edge roughness and the random dopant
variations have been assessed for three cross–section shapes
(rectangular, bullet–like and triangular) in the sub–threshold
region. Both the rectangular (REC) and the bullet–like (BUL)
devices were created following the appropriate scaling (via
the ITRS) of experimental devices, and the triangular device
(TRI) was chosen as an extreme case. We have demonstrated
that the TRI cross–section device has a better gate control,
presenting a reduced IOFF , DIBL and SS (nearly ideal) and
a significant larger ION / IOFF ratio than that of the other
device shapes. Therefore, the triangular cross–section FinFET
is more suitable for digital applications although, it is worth
mentioning that its larger fin height will be more challenging
for process fabrication. There is an immunity of the MGG,
LER and RD variability affecting FinFETs to the cross–section
shape, with changes in the VT and IOFF standard deviations
of only 4% between the different device shapes, although both
the electron distribution and the sensitivity (FSM) inside the
device were quite different. This resilience to the variability is
essential for the future development of sub–10 nm technology
nodes because it will allow for larger deviations in cross-
section shapes during the fabrication process.
The MGG variations (7 nm grain size) are the domi-
nant source affecting FinFETs with the three analysed cross-
sections, with a VT standard deviation 4 times and 2 times
higher than that of the LER (CL=10 nm and RMS=0.8 nm)
and the RDs, respectively. However, the variability induced
VT shift is much smaller for MGG (2 mV) than for the LER
(8 mV) and the RDs (30 mV). Finally, we have shown that
the statistical sum of the three sources of variability is still
an accurate method to foresee their combined, more realistic
variability (combined σVT is ∼ 36 mV independently of the
cross–section shape) despite the deep nanoscale dimensions of
transistors which increases variability coupling effects, giving
only a 4% overestimation.
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